The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
List of included modules in hierachical order:
Detector module interface (dm_if)
interface to readout electroncs for the detector modules. Reads
energy, pixel and ASIC address, in addition to multihit information. Also
controls the pipelined ADC.
Offset substract
Finds and subtracts the offset from ADC data, ensuring
a consistent mean value of zero between all four detector chains
Hit discriminator (hit_dicr)=
determines whether there was an event or not?
Memory bus interface (mb_if)
MUX (scdp_ch_mux)
FIFO
DPU interface (dpu_if)
xlink_rx
rx register
xlink_tx
tx register
tx control fsm
Address decoder (adrdec_bgo)
Binning control module (BCM) (bin_ctrl_module)
Scdp channel mux
Bin address generator
Bin access control
Swing buffer
Bin module address arbiter
Memory bus interface (mb_if)
RCU master (rcumaster)
LED control
Memory bus interface (mb_if)
XA config (xa_cfg)
Resync register
Clock reset (clkrst)
Timetag generation (tt_gen)