Modelsim/Questa: Difference between revisions
mNo edit summary |
m (Oppdatert til bitvis UVVM) |
||
(One intermediate revision by one other user not shown) | |||
Line 20: | Line 20: | ||
[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL] | [http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL] | ||
[http://www.ashenden.com.au/ Ashenden Designs] | <!-- | ||
[http://www.ashenden.com.au/ Ashenden Designs] | |||
dead link | |||
--> | |||
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook] | [http://freerangefactory.org/books_tuts.html Free Range VHDL textbook] | ||
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example] | [http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example] | ||
[http://www.ashenden.com.au/designers-guide/VHDL-quick-start.pdf VHDL Quick Start (slides by Ashenden)] | <!-- | ||
[http://www.ashenden.com.au/designers-guide/VHDL-quick-start.pdf VHDL Quick Start (slides by Ashenden)] | |||
dead link | |||
--> | |||
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)] | |||
[http://model.com/content/modelsim-pe-simulation-and-debug Modelsim] | [http://model.com/content/modelsim-pe-simulation-and-debug Modelsim] | ||
Line 36: | Line 42: | ||
[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer] | [http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer] | ||
[ | [https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ] | ||
[[Category:Mikroelektronikk]] | [[Category:Mikroelektronikk]] |