Difference between revisions of "Modelsim/Questa"

m (Referanselitteratur)
 
Line 8: Line 8:
 
[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL]
 
[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL]
  
<!--
 
[http://www.ashenden.com.au/ Ashenden Designs]
 
dead link
 
-->
 
 
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook]
 
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook]
  
Line 27: Line 23:
  
 
[https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ]
 
[https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ]
 +
 +
[https://github.com/UVVM Bitvis UVVM på GitHub ]
  
 
[[Category:Mikroelektronikk]]
 
[[Category:Mikroelektronikk]]

Latest revision as of 23:13, 4 February 2021