Difference between revisions of "Modelsim/Questa"

From ift
Jump to: navigation, search
m
Line 19: Line 19:
  
 
[http://www.ashenden.com.au/ Ashenden Designs]
 
[http://www.ashenden.com.au/ Ashenden Designs]
 +
 +
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook]
  
 
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]
 
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]

Revision as of 11:28, 18 January 2017

Mapping av alterabibliotek:

vmap cyclonev /prog/altera/vhdl_libs/cyclonev
vmap lpm /prog/altera/vhdl_libs/lpm
vmap altera /prog/altera/vhdl_libs/altera
vmap altera_mf /prog/altera/vhdl_libs/altera_mf

Simulering av VHDL

VHDL Testbenk

Synthese av VHDL

Synthese av VHDL - Oppdatert

Referanselitteratur

Wikipedia:VHDL

Ashenden Designs

Free Range VHDL textbook

VHDL Tutorial: Learn by Example

VHDL Quick Start (slides by Ashenden)

Modelsim

10 tips for generating reusable VHDL

Actel HDL coding Style Guide

VHDL primer

Bitvis utility library