Difference between revisions of "Modelsim/Questa"

m (Updated a dead link)
m (Oppdatert til bitvis UVVM)
Line 42: Line 42:
 
[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer]
 
[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer]
  
[http://bitvis.no/products/bitvis-utility-library/ Bitvis utility library]
+
[https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ]
  
 
[[Category:Mikroelektronikk]]
 
[[Category:Mikroelektronikk]]

Revision as of 15:06, 23 January 2019