Modelsim/Questa: Difference between revisions

From ift
m (Oppdatert til bitvis UVVM)
No edit summary
Line 1: Line 1:
<!--
Mapping av alterabibliotek:
<pre>
vmap cyclonev /prog/altera/vhdl_libs/cyclonev
vmap lpm /prog/altera/vhdl_libs/lpm
vmap altera /prog/altera/vhdl_libs/altera
vmap altera_mf /prog/altera/vhdl_libs/altera_mf
</pre>
-->
[[Simulering av VHDL]]
[[Simulering av VHDL]]


Line 14: Line 4:


[[Synthese av VHDL]]
[[Synthese av VHDL]]
[[Synthese av VHDL - Oppdatert]]


== Referanselitteratur ==
== Referanselitteratur ==
Line 28: Line 16:
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]


<!--
[http://www.ashenden.com.au/designers-guide/VHDL-quick-start.pdf VHDL Quick Start (slides by Ashenden)]
dead link
-->
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)]
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)]



Revision as of 21:02, 4 February 2021